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Abstract—Vertical MOSFETs, unlike conventional planar
MOSFETs, do not have identical structures at the source and
drain, but have very different gate overlaps and geometric con-
ﬁgurations. This paper investigates the effect of the asymmetric
source and drain geometries of surround-gate vertical MOSFETs
on the drain leakage currents in the OFF-state region of opera-
tion. Measurements of gate-induced drain leakage (GIDL) and
body leakage are carried out as a function of temperature for
transistors connected in the drain-on-top and drain-on-bottom
conﬁgurations. Asymmetric leakage currents are seen when the
source and drain terminals are interchanged, with the GIDL being
higher in the drain-on-bottom conﬁguration and the body leak-
age being higher in the drain-on-top conﬁguration. Band-to-band
tunneling is identiﬁed as the dominant leakage mechanism for
both the GIDL and body leakage from electrical measurements at
temperatures ranging from −50 to 200 ◦C. The asymmetric body
leakage is explained by a difference in body doping concentration
at the top and bottom drain–body junctions due to the use of a
p-well ion implantation. The asymmetric GIDL is explained by
the difference in gate oxide thickness on the vertical  110  pillar
sidewalls and the horizontal  100  wafer surface.
Index Terms—Band-to-band tunneling, body leakage, ﬁllet local




ERTICAL MOSFETs built on the sidewalls of vertical
pillars are increasingly being studied as an alternative to
standard lateral MOSFETs for the scaling of CMOS into the
nanometer regime [1]–[7]. For this application, they have a
number of important advantages over planar MOSFETs. First,
surround-gate or double-gate structures allow more channel
width and drive current per unit silicon area. Second, the gate
length is controlled by nonlithographic methods, allowing de-
vices with sub-100-nm channel length to be fabricated without
theneedofadvancedphotolithography.Third,thegatelengthof
the devices is decoupled from the packing density; for random
access memory (RAM) applications, long-channel transistors
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Fig. 1. (a) Schematic cross section of a surround-gate vertical MOSFET fab-
ricated with the FILOX process [9], [10]; S/D = source−drain. Asymmetric
top and bottom structures of the body–drain p-n junctions. Schematic cross
section of the large-area ungated diodes with the same doping proﬁle at the
(b) bottom and (c) top body–drain junctions of the vertical MOSFETs. The
large-area diodes had an area (Adiode) of 22200 µm2.
(with lower off currents) can be integrated with short-channel
transistors without decreasing the number of devices per unit
area. Finally, for double-gate vertical MOSFETs built on the
sidewalls of thin ridges, improved short-channel effects can be
obtained due to the coupling between the channels on the two
sides of the ridges [6], [7].
An important disadvantage of vertical MOSFETs is the
increased overlap capacitance between the gate and the
source–drain regions. The reduction of this capacitance has
been a recurring theme in the literature [5], [8]. Recently, a new
technology has been developed to reduce this overlap capaci-
tance, which is called the ﬁllet local oxidation (FILOX) process
[9], [10]. In this process, a thicker oxide is grown at the bottom
and top of the active pillar using a nitride spacer to suppress
oxidation on the pillar sidewalls. This structure is illustrated
schematically in Fig. 1(a), where it can be seen that the FILOX
oxide reduces the overlap capacitance between the gate and
the source–drain electrodes. A further potential disadvantage of
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Fig. 2. SEM cross section of the active area of a surround-gate vertical
MOSFET with a 130-nm channel length.
vertical MOSFETs is the inherent asymmetry of the structure in
thedrain-on-topanddrain-on-bottomconﬁgurations,whichcan
make it difﬁcult to use source and drain terminals interchange-
ably in different circuit architectures. On the contrary, this is not
an issue in planar MOSFETs, where the interchange of source
and drain has no effect on the electrical characteristics. The
asymmetry of vertical MOSFETs is potentially exacerbated in
the FILOX process because any bird’s beak arising from the
FILOX will be different at the top and bottom of the pillar.
Further study of the asymmetry of the electrical characteristics
of vertical MOSFETs is essential to determine whether this
is an issue and, if so, to identify the physical mechanisms
responsible for asymmetric behavior.
In this paper, we investigate the gate-induced drain leakage
(GIDL) and the body leakage of FILOX vertical MOSFETs in
the drain-on-top and drain-on-bottom conﬁgurations to identify
the effect of the asymmetric source–drain geometry on the
OFF-state leakage. The temperature dependence of the leakage
currents is also studied to identify the physical mechanisms
responsible for the leakage in the two conﬁgurations, and
simulations are performed to conﬁrm the mechanisms. It is
shown that both the GIDL and the body leakage of vertical
MOSFETs are asymmetric when the source and drain are
interchanged, with GIDL being higher in the drain-on-bottom
conﬁguration and body leakage being higher in the drain-on-
top conﬁguration.
II. EXPERIMENTAL PROCEDURE
Surround-gate n-channel vertical MOSFETs with channel
length ranging from 50 to 200 nm were fabricated with the
FILOX process [9], [10]. The transistor fabrication began with
dry etch of silicon pillars, followed by stress relief oxide
growth and silicon nitride deposition. The nitride layer was
then anisotropically etched to create a nitride spacer around
the perimeter of the pillar, after which thermal oxidation was
carried out to create the FILOX oxide layer illustrated in
Fig. 1(a). After stripping of the nitride layer and stress relief
oxide, a gate oxide was grown, and an in situ doped polysilicon
layer was deposited and patterned to produce a polysilicon
surround gate on the pillar sidewall. Finally, the source–drain
electrodes were fabricated by ion implantation, and contacts
and metal were added. Further details of the fabrication process
can be found in the literature [9], [10]. A scanning electron mi-
croscopy (SEM) cross section of a completed vertical MOSFET
with a 200-nm channel length is shown in Fig. 2.
Fig. 3. (a) Measured transfer characteristics in the drain-on-top and drain-
on-bottom conﬁgurations of a typical surround-gate vertical MOSFET with a
32-µm channel width (W) and a 200-nm channel length (L); VS
(source bias)=VB (body bias)=0 V; VG = gate bias; VD = drain bias;
ID = drain current. (b) Measured gated diode characteristics in the drain-on-
top and drain-on-bottom conﬁgurations for the same device; VB =0V; source
ﬂoating; IDB = drain−body current.
Transistor electrical characterization was performed on a
temperature-controlled chuck linked to a semiconductor pa-
rameter analyzer. Initial measurements were taken at room
temperature, and then, detailed measurements were made at
different temperatures, ranging from −50 to 200 ◦C. Vertical
MOSFETs with channel width W ranging between 32 and
52 µm and channel length L of 200 nm were characterized.
Three types of electrical measurement were made, all in both
the drain-on-top and drain-on-bottom conﬁgurations. The ﬁrst
measurement was of transistor transfer characteristics for posi-
tive and negative gate voltages, with the body contact grounded.
The second measurement was of gated diode characteristics.
This measurement was made on the transistors, with the source
ﬂoating, the body grounded, and the bias applied to the gate
and drain. The ﬁnal measurement was of diode current–voltage
characteristics, with the objective of investigating the char-
acteristics of the top and bottom body–drain p-n junctions.
These measurements were not performed directly on the tran-
sistors because the top and bottom drain–body junction areas
were different [Fig. 1(a)]. Instead, the drain–body junctions
were characterized on the large-area (22200 µm2) ungated p-n
junctions with doping proﬁle and pillar height identical to the
bottom [Fig. 1(b)] and top [Fig. 1(c)] junctions of the vertical
MOSFETs.
III. RESULTS
Fig. 3(a) shows the typical measured transfer characteristics
of the surround-gate vertical MOSFETs in the drain-on-top and
drain-on-bottom conﬁgurations. The devices have a threshold
voltage of 1.7 V in both conﬁgurations, and only a small
difference in the on-state currents is observed [9]. In contrast,
in the OFF-state region of operation, a large difference (about a
factor of 10) in the drain leakage currents is observed when the
source and drain are interchanged. Two different regions of the
characteristics can be distinguished in the OFF-state region of1082 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 53, NO. 5, MAY 2006
Fig. 4. Current–voltage (Idiode−Vdiode) characteristics of the top and bot-
tom body–drain p-njunctions measured on thelarge-areaungated diodesshown
in Fig. 1(b) and (c).
operation [Fig. 3(a)]. At low gate bias VG, the drain current is
independent of VG. This indicates a body leakage mechanism
in which the current depends only on the drain–body bias.
In contrast, at higher negative gate bias, the drain current is
stronglydependent onVG.ThisindicatesthepresenceofGIDL,
which varies with both the gate bias and the drain bias VD.T h e
GIDL at high negative gate bias is a factor of approximately 10
higher in the drain-on-bottom conﬁguration than in the drain-
on-top conﬁguration. In contrast, the body leakage at low gate
bias is lower in the drain-on-bottom conﬁguration than in the
drain-on-top conﬁguration.
To further investigate the asymmetric OFF-state leakage,
Fig. 3(b) shows the gated diode characteristics in which the
source of the vertical MOSFET is left ﬂoating. The OFF-state
leakage can be more easily distinguished in this measurement
mode because both the subthreshold and the ON-state currents
are suppressed. It can be seen that the values of body leakage
obtained from the gated diode measurement are similar to
those obtained at low gate bias in the OFF-state region of
the transfer characteristic. This conﬁrms that the gate-bias-
independent current seen at low gate bias in Fig. 3(a) is due
to body leakage. Furthermore, the same asymmetry in the
characteristics is observed for the drain-on-bottom and drain-
on-top conﬁgurations in Fig. 3(a) and (b). The body leakage is
lower in the drain-on-bottom conﬁguration, whereas the GIDL
is about a decade higher.
To further conﬁrm the asymmetry in the body leakage,
Fig. 4 shows the results of measurements of the current–voltage
characteristics of the large-area ungated diodes with the same
drain–body doping proﬁle as the transistors [Fig. 1(b) and (c)].
The data from the top and bottom drain–body junctions are
directly comparable because the diodes have the same area. In
reverse bias, the leakage current is a decade higher for the top
(solid line) than for the bottom drain–body junction (dashed
line). This result conﬁrms the asymmetry in the body leakage,
with the top junction giving higher values of body leakage than
the bottom junction.
To investigate the leakage mechanisms, Fig. 5 shows mea-
surements of the gated diode characteristics [Fig. 5(a)] and
Fig. 5. (a) Measured gated diode characteristics at temperatures ranging
between −50 and 200 ◦C, measured on surround-gate vertical MOSFETs in the
drain-on-top conﬁguration with L = 200 nm and W =5 2µm; source ﬂoat-
ing; VB =0V; VD =2V. (b) Measured current–voltage diode characteristics
of the bottom body–drain p-n junction at temperatures ranging between −50
and 200 ◦C, measured on the large-area ungated diode shown in Fig. 1(b).
Fig. 6. (a) Reciprocal temperature dependence of the gated diode character-
istics [Fig. 5(a)] for different values of gate bias. (b) Reciprocal temperature
dependence of the large-area diode leakage [Fig. 5(b)] for different values
of reverse bias (V = Vdiode). The experimental data are compared with the
temperature dependence of the intrinsic carrier concentration in Si (ni) [14].
the large-area diode current–voltage characteristics [Fig. 5(b)]
at different temperatures. The gated diode characteristics were
measured for the drain-on-top conﬁguration at a drain bias of
2 V. The gated diode characteristics in Fig. 5(a) show a similar
temperature dependence in the GIDL and the body leakage re-
gions of the characteristic, indicating that a similar mechanism
controls the leakage current in the two regions. The large-area
diode current–voltage characteristics in Fig. 5(b) show a dif-
ferent temperature dependence at low reverse voltages than at
high.Atlowreversevoltagesaround0.5V,astrongtemperature
dependence is seen at high temperatures (T>50 ◦C), whereas
at high reverse voltages, a weak temperature dependence is
observed. This result indicates that different mechanisms dom-
inate the characteristics at low and high reverse biases.
Fig. 6 shows measurements of the reciprocal temperature
dependence of the gated diode characteristics and the large-area
diode current–voltage characteristics. In Fig. 6(a), the gatedGILI et al.: ASYMMETRIC GIDL AND BODY LEAKAGE IN VERTICAL MOSFETs 1083
Fig. 7. Schematic cross section of the drain region of a MOSFET showing a
representation of the GIDL and the body leakage.
diode current is plotted as a function of reciprocal temperature
for different values of gate voltage. It can be seen that the gated
diode current has a weak temperature dependence over the
whole temperature range and for all values of gate voltage. In
Fig. 6(b), the diode leakage is plotted as a function of reciprocal
temperature for different values of reverse bias. At high reverse
bias, the leakage has a weak temperature dependence, which
suggests that the mechanism controlling the large-area diode
leakage at high bias is the same as that controlling the gated
diode current. However, at low reverse bias, the temperature
dependence of the diode leakage current shows a stronger
temperature dependence at high temperatures (T>50 ◦C).
IV. DISCUSSION
A. Leakage Mechanisms
In the OFF-state region of operation of a conventional lateral
MOSFET, the drain leakage current is generally due to two
main contributions, namely: 1) the GIDL and 2) the body
leakage [11], [12]. A schematic representation of these two
leakage mechanisms is shown in Fig. 7, which is a cross section
of the drain region of a MOSFET. Fig. 7 shows the depletion
regions induced by a negative gate voltage and a positive drain
voltage. The body–drain depletion region is due to the reverse-
biased body–drain p-n junction. An additional gate-induced
depletion region is formed at the surface for VDG > 0, where
the gate overlaps the drain extensions of the MOSFET. The
gate-induced depletion region gives rise to band bending in the
drain extensions. When the band bending exceeds the silicon
bandgap, electrons can tunnel into the drain from the valence
to the conduction band [11]. The generated electron–hole pairs
are then collected by the drain and body contacts, respectively,
giving rise to GIDL. Band-to-band tunneling can also occur in
the body–drain depletion region at high reverse biases, giving
rise to body leakage [12]. This type of leakage is very sensitive
to the body doping concentration because an increased doping
gives rise to a higher electric ﬁeld and an enhanced band-
to-band tunneling. On the other hand, both GIDL and body
leakage can arise from thermal generation of carriers in the
depletion regions [12]–[14]. This mechanism is dominant in
devices with low body and drain doping concentrations. It has
been demonstrated that the reciprocal temperature dependence
Fig. 8. (a) Schematic cross section of the pillar sidewall of a vertical
MOSFET, including a representation of the GIDL mechanism (b) at the top
and (c) at the bottom gate/drain overlap regions. The  100  horizontal surface
and the  110  vertical sidewall are indicated. The gray scale in (b) and
(c) represents the area where the arsenic doping concentration decreases
rapidly. The dashed lines show the locations of the depletion regions.
of the thermal generation current within the depletion region is
the same as that of the intrinsic carrier concentration ni [14].
However, in the short-channel vertical MOSFETs that we have
analyzed here, the drain and body doping concentrations are
higher to control the short-channel effects and source–drain
series resistance, and hence, the main leakage mechanism is the
band-to-band tunneling of electrons.
In this paper, the leakage current mechanisms can be iden-
tiﬁed from the temperature dependence of the currents shown
in Figs. 5 and 6. The results in Fig. 6(a) show that the GIDL
has a much weaker temperature dependence than the intrinsic
carrier concentration, which is shown as a dotted line. A weak
temperature dependence of this type is typical of band-to-band
tunneling [13], and hence, we can infer that this mechanism is
responsiblefortheGIDLseeninthiswork.For thedrain-on-top
conﬁguration, this GIDL occurs where the gate spacer overlaps
the n+ drain at the top of the pillar, as shown schematically
in Fig. 8(b). For the drain-on-bottom conﬁguration, the GIDL
occurswherethegatespaceroverlapsthen+ drainatthebottom
corner of the pillar, as shown in Fig. 8(c). A similar weak tem-
perature dependence is seen at high reverse bias in Fig. 6(b) for
the diode reverse leakage, and hence, we can also attribute this
leakage to band-to-band tunneling. At low reverse bias and high
temperatures, the temperature dependence is much stronger and
approaches the slope of the intrinsic carrier concentration. At
these temperatures, the leakage current is dominated by thermal
generation of carriers within the depletion region [14].
B. Asymmetric Body Leakage
As shown in Fig. 4, the body leakage is a factor of approx-
imately 10 higher in the drain-on-top conﬁguration than in the
drain-on-bottom conﬁguration. As the dominant body leakage
mechanism at room temperature is band-to-band tunneling,
as demonstrated in Fig. 6(b), we have to consider the body1084 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 53, NO. 5, MAY 2006
Fig. 9. (a) SIMS measurements of the doping proﬁles at the top and bottom
body–drain p-n junctions [indicated in Fig. 1(a)] of the vertical MOSFETs.
(b) Capacitance–voltage (Cdiode−Vdiode) characteristics of the top and bot-
tom body–drain p-n junctions, measured on the large-area ungated diodes
shown in Fig. 1(b) and (c); the measurement frequency was 1 MHz; Na =
acceptor doping concentration. The experimental results are compared with the
prediction of an analytical model for an abrupt n+-p junction.
doping as a source of the asymmetry because the band-to-
band tunneling current is very sensitive to the doping con-
centration. A high doping enhances the band bending and the
electric ﬁeld across the reverse-biased body–drain junction. To
investigate the role of the body doping, secondary ion mass
spectroscopy (SIMS) proﬁles were measured for the top and
bottom body–drain p-n junctions, and the results are presented
in Fig. 9(a). These proﬁles show that the average body dop-
ing at the top p-n junction (Na ≈ 3 × 1018 cm−3) is higher
than that at the bottom p-n junction (Na ≈ 2 × 1018 cm−3),
which is consistent with the higher body leakage in the drain-
on-top conﬁguration. This interpretation is conﬁrmed by the
body–drain p-n junction capacitance–voltage plots shown in
Fig. 9(b). The capacitance is lower for the bottom body–drain
junction, indicating a lower body doping concentration. Using
an analytical model of an abrupt one-sided n+-p junction to
ﬁt the capacitance–voltage characteristics gives body doping
concentrations of 2 × 1018 and 1.3 × 1018 cm−3 for the top and
bottom body–drain p-n junctions, respectively. These values of
bodydopingconcentrationareinreasonableagreementwiththe
SIMS proﬁles given the assumption of an abrupt p-n junction
and the uncertainties in the absolute values of SIMS doping
concentrations.
The asymmetric doping proﬁles at the top and bottom of the
pillar are caused by the use of a p-type well ion implantation
and high-temperature drive-in to dope the body at the beginning
of the fabrication process [9], [10]. After the p-well drive-in, a
photoresist mask was used to deﬁne the pillar, and the exposed
Si substrate was dry etched to create the vertical channel.
During the pillar dry etch, boron impurities were removed
from the area not covered by the pillar photoresist mask. The
subsequent local oxidation of silicon (LOCOS) and FILOX
high-temperature anneals gave rise to a higher body doping
concentration at the top of the pillar than at the bottom, as
shown in Fig. 9(a).
Fig. 10. Model of the gated diodes implemented for the simulation of the
GIDL. The gate oxide thickness was used as a ﬁtting parameter in the
simulations.
C. Asymmetric GIDL
As shown in Fig. 3, the GIDL is a factor of approximately
10 higher in the drain-on-bottom conﬁguration than in the
drain-on-top conﬁguration. To investigate the origin of this
asymmetry, device simulations were performed using the sim-
pliﬁed model of the gated diodes shown in Fig. 10. Measured
SIMS doping proﬁles [Fig. 9(a)] calibrated to measure sheet
resistance values were used in the simulations to set the drain
doping proﬁle. The body doping proﬁle was assumed, for
simplicity, to be constant throughout the structure, as its effect
on GIDL is negligible. To simplify the simulated structure,
body and drain electrodes were placed at the back of the
structure. The simulations were based on a two-dimensional
(2-D) GIDL model [15], in which the band-to-band tunneling
generation rate (GBBT) of hole–electron pairs is a function
of the total electric ﬁeld (ETOT =( E2
x + E2
y)1/2) in the gate-
induceddraindepletionregion.TherelationbetweenGBBT and





where A =9 .66 × 1018 V−2 · s−1 · cm−1 and B =3×
1017 V · cm−1. This generation mechanism is implemented
into the right hand of the continuity equation [16]. The
gate oxide thickness was used as a ﬁtting parameter in the
simulations.
Fig. 11 shows the simulated gated diode characteristics for
the drain-on-bottom and drain-on-top conﬁgurations and also
for comparison with the measured data. To separate the GIDL
component of the OFF-state current, the body leakage current
was subtracted from the measured data. Fig. 11 shows that a
reasonable ﬁt to the measured GIDL is obtained for a gate oxide
thickness of 5 nm for the drain-on-top conﬁguration and 4 nm
for the drain-on-bottom conﬁguration. For the drain-on-bottom
conﬁguration, the gate oxide is on the horizontal  100  surface
(Fig. 8), and hence, the ﬁtted value of 4 nm can be compared
with a measured value of about 4 nm obtained from  100  test
wafers. The measured and ﬁtted values of gate oxide thickness
are in excellent agreement. For the drain-on-top conﬁguration,
the gate oxide is on the vertical  110  sidewall (Fig. 8), andGILI et al.: ASYMMETRIC GIDL AND BODY LEAKAGE IN VERTICAL MOSFETs 1085
Fig. 11. Comparison between the simulated gated diode characteristics
and the experimental gated diode characteristics of a surround-gate vertical
MOSFET with W =5 2µma n dL = 200 nm; VD =2V; VB =0V; source
ﬂoating. The experimental GIDL curves are obtained by subtracting the body
leakage component from the IDB(VG) experimental characteristics of the
gated diode.
Fig. 12. (a) Simulated total electric ﬁeld ETOT and (b) simulated band-to-
band tunneling generation rate GBBT along a cross section parallel to the
gate oxide in the gate-induced drain depletion region (section S–S in Fig. 10);
VD =2V, VG = −3 V, VB =0V; Na = acceptor doping concentration;
Nd = donor doping concentration. The doping proﬁle along the cross section
is shown for comparison.
the ﬁtted gate oxide thickness is 25% higher (5 nm) than
that obtained in the drain-on-bottom conﬁguration. This 25%
differenceinﬁttedoxidethicknessiscomparedwithameasured
difference of 40% between  100  and  110  surfaces reported
in the literature [17]. This agreement is reasonable, given that
the pillars are not completely vertical, as shown in Fig. 2.
Fig. 12 shows the simulated total electric ﬁeld ETOT and
the band-to-band tunneling generation rate GBBT on a cross
section parallel to the gate oxide in the gate-induced drain
depletion region (section S–S in Fig. 10). The 4-nm gate oxide
yields a higher electric ﬁeld [Fig. 12(a)] and, therefore, boosts
the band-to-band tunneling generation rate [Fig. 12(b)] and the
GIDL. The arsenic doping proﬁles are also plotted in Fig. 12,
and it can be seen that the electric ﬁeld has a maximum
value in the portion of the gate-induced drain depletion region
close to the drain–body junction, where the arsenic doping
concentration decreases rapidly. This sharp peak in the electric
ﬁeld gives a similar sharp peak in the band-to-band tunneling
generation rate in the same physical location. In fact, the band-
to-band tunneling generation rate at this location is more than
two decades higher than that at the peak of the arsenic proﬁle.
This result indicates that the GIDL is highly localized and is
therefore not inﬂuenced by the area of the gate/drain overlap.
The asymmetry in the gate overlaps at the top and bottom
of the pillar can therefore be discounted as an explanation
for the asymmetric GIDL. The presence of asymmetric bird’s
beaks from the FILOX process, which would give rise to
further asymmetry in the gate overlaps at the top and bottom
of the pillar, can also be discounted as an explanation for the
asymmetry. We can therefore conclude that the asymmetric
GIDL can be explained solely in terms of the different gate
oxide thicknesses on the horizontal  100  and vertical  110 
surfaces.
The asymmetry in the drain leakage currents of vertical
MOSFETs could be used to advantage if the transistors were
fabricated on  110  wafers instead of  100  wafers. For this
arrangement, a thin gate oxide would be obtained on the ver-
tical  100  pillar sidewall, whereas a thicker oxide would be
obtained on the horizontal  110  surface. Both the GIDL and
the body leakage would then be lower in the drain-on-bottom
conﬁguration. In this situation, vertical MOSFETs operating in
the drain-on-bottom conﬁguration would provide lower OFF-
state leakage than conventional planar MOSFETs, which could
prove useful in applications that require low standby power.
V. CONCLUSION
In this paper, we have presented experimental evidence
of asymmetric leakage currents in surround-gate vertical
MOSFETs with dry-etched channels and ion-implanted source
and drain. The asymmetry is observed in the transfer char-
acteristics of the devices when the source and the drain are
interchanged, with GIDL being higher in the drain-on-bottom
conﬁguration and body leakage being higher in the drain-on-
top conﬁguration. The temperature dependence of the leakage
currents has been analyzed, and the band-to-band tunneling
of electrons from the valence band to the conduction band
has been identiﬁed as the dominant leakage mechanism. The
asymmetric body leakage is process induced and arises from
a slightly larger body doping concentration at the top of the
pillar than at the bottom due to the use of a well implant for
the body doping. On the other hand, the asymmetric GIDL is
explained by a thicker gate oxide on the vertical  110  pillar
sidewall than on the horizontal  100  wafer surface. The thinner
gate oxide at the bottom of the pillar increases the electric
ﬁeld and enhances the band-to-band tunneling, which is the
cause of the GIDL. The good agreement between the simulated
and measured leakage characteristics of the devices is a strong
indication that the FILOX process has a negligible impact on
the asymmetric drain leakage currents.1086 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 53, NO. 5, MAY 2006
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